
*	*	*[)ešig	۱ň	*	*	RIC		-	K	JR	Z	*	*[]	ا ٹ ا	tr'at	libr	ר *	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	Hello –	and t	:hanks	for ta	aking a	a l <u>o</u> ok	at my	v w <mark>o</mark> rk	! *	*	*	*	*	*	*	*	*		
÷	+	+	My nan	ne is F	Rich Ku	ırz an	id Lam	n an ex	kperie	nced c	raphi	cs des	sign pr	ofessio	onal.	+	+	*	•		
			My phil	osoph	iy has	grow	n sim	pler th	rough	the ye	ears. (Good a	design	is not	about	t me,					
*	*	*	but abo that I a				-						-			*	*	*	*		
*	*	*	* Note th	★ nat all	* conce	* ents a	* and in	* itial d	∣rawiı	* nas ar	* e owi	* ned hv	× / Hew	* lett-Pa	* ackar	× d Co.	*	*	*		
*	*	*	The im			-				-		-					*	*	*		
*	*	*	This pro					•										*	*		
*	*	*	This pd Followi													-		*	*		
*	*	*	Of note	-					-					•		*	*	*	*		
			ALL art	work \	was by	/ han	d and	the bo	ards	that w	ent to	the p	rinter	were t	raditio						
*	*	*	paste-u the mod	-					-			-				-		ж у.	*		
*	*	*	Product															*	*		
*	*	*	standar coordin														artwo	ork <u>,</u>	*		
*	*	*	with the of the d								ly, pre	ess , ch	eckinç	g , at v	vhate	ver ho	our _*	*	*		
*	*	*	Delivera	ables:	* 24 j	, bage,	8 ¹ / ₂ "×	<11" t	rimme	ed, sad	ldle st	titched	l, three	* e spot	colors	s plus	*	*	*		
*	*	*	*	*						cover		*	* and a	* aab pl	*	*	*	*	*		
*	*	*	*	*						tion, p		•		ach pla *		*	*	*	*		
*	*	*	l aṃ av Let's ta		e to dis	scuss	your (deşigr	n, iļļus	tration	, mar	keting	, and a	adverti	sing r	needs.	*	*	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	*	7. /		*	*	*	*	*	*	*	*	*	*	*	*	*	*		
L.	*	+	H	A	-	±	*							*			.	*	*		
			fre																		
*	*	*	Rich Ku	rz /	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*		
			ersa							en						itiv			*		
*	480	1 14th	St. SŴ / Lo	veland (CO 80537	7 *	* (* e-mail: rkweb@richkurz.com							* ČALL 970-308-2891* *						

A Guide to Cross-Domain Analysis

Solving Complex Digital Design Problems With The HP1631A/D

Product Note HP1631A/D-1



HEWLETT

(1)

TABLE OF CONTENTS


THE HP 1631A/D. . . INTRODUCTION

The One Tool For Every Phase Of The Test Of A Digital System

Introduction1Analog Waveform Analysis4Timing Analysis8Timing and Analog Post-processing10Interactive Timing and Analog14State Analysis16Interactive Analysis20System Performance Analysis22

FOR ADDITIONAL INFORMATION on the HP1631A/D Logic Analyzer, refer to the HP1631A/D technical Data Sheet, publication number 5954-2614. The HP 1631A/D is effective throughout the entire design cycle. A digital system has independent software, digital hardware, and analog hardware paths, with each requiring unique, diagnostic methods.

Integration at the functional level requires separate examination of 1) target system performance—the effectiveness with which resident code functions and hardware executes, and 2) total hardware performance—the





effectiveness with which digital hardware executes and the correct analog parameters result. Integration at the system level requires examining the entire system design with each of the separate designs operating interactively.

This design model is used throughout this product note to assist you in matching each of the HP 1631A/D's instrument functions to your measurement tasks.

THE HP 1631A/D. . . INTRODUCTION The One Tool For Every Phase Of The

Design Of A Digital System

FUNCTION PHASE

State Analysis

- Simultaneous capture of up to 43 channels of data
- Synchronous to target system up to 25 MHz
 Ik of memory per channel
- Measurement window positioning at
- any code location
- □ States can be uniquely marked
- Demultiplexing for code isolation
- □ Resources for indexing and
- storage
 Software and hardware performance analysis
- Histograms display execution time, usage time, and activity

Analog: Waveform Analysis

- Viewing
- Single-shot capture for viewing infrequent events (200 megasamples per second digitizing rate)
- Continuous viewing for general testing
- Cumulative viewing for observing time and amplitude changes.
- Two channels of simultaneous acquisition (50 MHz bandwidth)
- □ For correlating events
- □ lk of memory per channel
- Pre-trigger viewing
- Time and voltage measurements, and a display of the answers

Analog: Post-processing

- Voltage and time statistics for hardware characterization
- Mean and standard deviation to measure performance
- Minimum and maximum values to guide next debug step
- Specify automatic single-shot measurements
- Search-and-then-stop acquisition under user-definable conditions.

Timing Analysis

- Up to 16 channels of simultaneous acquisition single-shot, continuous, or cumulative sampling
- Asynchronous (100 MHz)
- □ lk of memory per channel
- Triggering on entering or leaving a pattern

- Time measurements with answers
- displayed
- Analyze glitches in timing diagrams

Timing: Post-processing

- Time-interval statistics for hardware characterization
- Mean and standard deviation to measure performance
- Minimum and maximum values to guide next debug step
- Specify automatic single-shot measurements
- Search-and-then-stop acquisition under user-definable conditions.

PERFORMANCE PHASE

Interactive: State And Timing,

State And Analog

 User-definable specifications allow state, timing, or analog to arm simultaneous data acquisition by the remaining two.


Interactive: Timing And Analog

- Simultaneous acquisition and display of timing waveforms and analog waveforms with time correlation
- Timing pattern specification used for capturing analog waveforms
- Analog trigger specifications used for capturing timing patterns
- Two simultaneous time interval measurements
 Interactive cursor pairs for
- correlating events

SYSTEM PHASE


System Integration, Debug, And Final Characterization

The design of a digital system evolves through three iterations of debug, characterization, and integration. The HP 1631A/D provides the user with tools to examine performance at 1) the global level (system performance analysis), 2) the functional level (state and timing analysis) and 3) the parametric level (analog waveform analysis). Then the user can use that information to guide total system debug with interactive measurements and selective debug with post-acquisition triggering.




The Design Of A Digital System





ANALOG WAVEFORM ANALYSIS

Combines Basic Oscilloscope Capability With Single-shot Digitizing



he per division. e is displayed. Advisory indicates status of trigger in slow single-shot mode (low repetition rate). It also guides cursor-correlated interaction after a single-shot measurement is complete. Runs indicates the total number of

acquisitions.

